



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/047,017	01/15/2002	Petri Nyberg	4925-149	4248

7590 06/11/2003

COHEN, PONTANI, LIEBERMAN & PAVANE
Suite 1210
551 Fifth Avenue
New York, NY 10176

EXAMINER

TAKAOKA, DEAN O

ART UNIT	PAPER NUMBER
2817	

DATE MAILED: 06/11/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

DETAILED ACTION

Election/Restrictions

Applicant's election of Species II in Paper No. 7 is acknowledged.

Claims 26 – 33 are withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a nonelected Species, there being no allowable generic or linking claim. Election was made **without** traverse in Paper No. 7.

The Examiner confirms the Applicant has identified claim 1 as a generic claim and requests consideration of withdrawn claims 4 – 11 and 16 – 25 upon allowance of claim 1.

Claim Rejections - 35 USC § 102

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1 – 3 and 13 – 15 are rejected under 35 U.S.C. 102(b) as being anticipated by Kintis et al. (U.S. Patent No. 6,049,250).

Claim 1:

Kintis et al. (Fig. 2) shows a circuit for attenuating radio frequency signals, comprising: an input terminal (78); an output terminal (80); and a first attenuation circuit (defined by the Examiner as n amplifier stages) connected between the input and output terminal, the first attenuation circuit comprising: a first transmission line (63) connected serially between the input terminal (78) and output terminal (80) and having a first transmission line impedance (Z_g); a first variable shunt element (FET 68) having one leg connected at a point between the first transmission line (63) and the input terminal (78), the first variable shunt element (68) having a variable impedance (e.g. variable

gain – col. 4, lines 53-64); a second variable shunt element (70) having one leg connected at a point between the first transmission line (63) and the output terminal (80), the first variable shunt element having a variable impedance (for the same reasons as the FET 68); and a control signal terminal (Vdd) connected to each of the first and second variable shunt elements (68, 70) so that an attenuation level of the first attenuation circuit (62) is controllable by a control signal input to the control signal terminal, the first transmission impedance (Zg) and variable impedances of the first (68) and second (70) variable shunt elements being selected so that an impedance level at the input terminal is within an operable range for all attenuation levels of the first attenuation circuit (col. 3, line 63 to col. 4, line 12 and Figs. 3 – 5).

Claim 2:

Where the transmission line comprises an inductive transmission line (L1) and the variable impedances of the first (68) and second (70) variable shunt elements includes a capacitance (inherent where any FET would inherently have a channel, e.g. n or p channel, capacitance).

Claim 3:

Where each of the first and second variable shunt elements comprises a transistor (FET's 68, 70).

Claim 13:

Further comprising at least one additional circuit portion connected between the second variable shunt element (70) and the output terminal (80), each of the one additional circuit portion comprising an additional transmission line (65) connected in

series with the first transmission line (63) and an additional shunt element having a leg connected at a point between the additional transmission line and the output terminal (where the additional transmission line may comprise 65 as shown in Fig. 7 or any transmission lines of nth circuit stages).

Claim 14:

Where the operable range of the impedance level at the input terminal comprises a range of impedances that exhibit a return loss of at least 10db with a nominal impedance level (col. 5, lines 10-55; e.g. return losses of 12 to 14db).

Claim 15:

Where the radio frequency signals to be attenuated have a frequency of at least 100MHz (Figs. 7 – 9).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claim 12 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kintis et al. in view of Townley (U.S. Patent No. 4,970,478).

Claim 12:

Kintis et al. teaches the attenuation circuit comprising a first attenuation circuit and control signal but does not teach where an attenuation level of the first attenuation

circuit is controlled only by the control signal input to the control signal terminal connected to the first (68) and second (70) shunt elements.

Townley (Fig. 7) shows a similar attenuation circuit comprising shunt elements (FET's connected to V2) and control signal (V2) where an attenuation level of the attenuation circuit is controlled only by the control signal input to the control signal terminal connected to the first and second shunt elements.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified the control signal disclosed by Kintis et al. with the control signal disclosed by Townley. Such a modification would have realized the advantageous benefit of providing a simplified gate and drain bias connection by using only one voltage source thus suggesting the obviousness of the modification.

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Weigland – shows a SPDT FET switch.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dean O Takaoka whose telephone number is (703) 305-6242. The examiner can normally be reached on 8:30a - 5:00p Mon - Fri.


If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert Pascal can be reached on (703) 308-4909. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 872-9318 for regular communications and (703) 872-9319 for After Final communications.

Application/Control Number: 10/047,017
Art Unit: 2817

Page 6

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

dot
June 9, 2003



Robert P. Smanis
Smanis & Associates, Inc.
1001 23rd Street, N.W.
Washington, D.C. 20037